Abstract-When low output voltage and EN61000-3-2 compliance are put together, not too many options can be used, especially if the power range is between 300-600 W. This paper presents one of the best solutions to comply with both specifications at the same time: the use of a single-stage topology to comply with the low-frequency harmonic limits combined with a half-bridge converter with complementary control, which is a very good option to obtain low output voltages with high efficiency.
I. INTRODUCTION
This letter is focused on choosing a topology suitable for an ac-to-dc converter with low output voltage (for example, less than 5 V) and a narrow input voltage range, either the American or the European. The output power can range from 100 to 500 W. In this case, two main issues should be taken into account: as with any ac-to-dc converter, low-frequency current harmonic regulations (EN 61 000-3-2) should be complied with and, concerning the output voltage, synchronous rectification should be used if the output voltage is low. When these two specifications are combined together, it is not so obvious which topology should be used.
When the input voltage range is wide, i.e., universal input voltage range (85-265 V), a two-stage solution based on a boost converter performing power-factor correction (PFC) and a dc-to-dc converter connected in cascade is probably the best option [1] . The first stage regulates the intermediate dc bus and, hence, the second converter can operate with a very narrow input voltage range, which is very interesting when self-driven synchronous rectification (SDSR) is used.
However, if the input voltage range is not so wide, i.e., either the American (85-130 V) or the European (190-265 V) range, the best solution is not so clear. The two-stage option does not have many advantages, because, as the input voltage range is narrower, the dc-bus voltage does not change so much and, hence, other solutions can also use SDSR. Moreover, the cost of this solution is quite high and a simpler solution compatible with SDSR can also be used.
If the power range is below 300 W, passive solutions are very attractive because their sizes are very small and their cost is very low, especially for Class A applications [2] . With just a small silicon-steel-laminated inductor, EN 61000-3-2 regulations can be If the power level is higher, or the application belongs to Class D, the passive solution becomes slightly bulky and other topologies can be more interesting. This is the case of single-stage topologies: they achieve PFC using high-frequency components and, hence, their size is small, the cost increase is also small and, in general, high efficiencies can be obtained.
As is known, there are many of these topologies and it is very difficult to make a simple classification. However, they can be roughly divided into two families according to the behavior of the voltage across the bulk capacitor VC: VC clamped at the input voltage and not clamped VC.
The voltage across the bulk capacitor is a very important parameter in single-stage topologies, because, in general, the variation of this voltage is the main drawback. To achieve some PFC at the input and regulate the output voltage, the control of some other parameter is lost.
In general, this parameter is the voltage V C that becomes higher than the input voltage because discontinuous conduction mode (DCM) operation is not compatible with SDSR.
However, some topologies can clamp this voltage to the peak input voltage value and the drawback is overcome. To achieve this, the topology must operate in DCM and, hence, if the output voltage is low, SDSR cannot be used.
If the voltage V C is not clamped, the output stage can operate in continuous conduction mode (CCM) and SDSR can be used. However, many topologies cannot do that because the voltage VC becomes really high (>1000 V) [3] , [4] . Nevertheless, there are some topologies that can operate in CCM and keep the voltage V C below 450 V, which is a reasonable value. This is the case of the active input current shaper (AICS) [5] .
II. PROPOSED TOPOLOGY
The AISC is based on the connection of an auxiliary output of the converter between the input rectifier and the bulk capacitor as shown in Fig. 1(a) . This auxiliary output has a special characteristic, which is the use of the inductor L D . This inductor is called "delaying inductor" because it generates a controlled delay in the voltage waveforms. The impact of this inductor is very important because the equivalent circuit of this output is not a voltage source but a series combination of a voltage source and a loss-free resistor (R LF ) [ Fig. 1(a) ]. This resistor is not a real one but just a mathematical expression that behaves as a resistor: the voltage across it is proportional to the current but it has no losses. Thus, when this equivalent circuit is placed between the rectifier and the bulk capacitor, the input current is formed by a piece of a sinusoid [ Fig. 1(b) ] and EN61000-3-2 regulations can be met when the conduction angle C is wide enough. This angle can be chosen selecting the appropriate values of VS and RLF. The complete design process to obtain their expressions has been detailed in [5] 
where n is the turns ratio of the main output and n D is the turns ratio of the delayed output (both of them referred to the primary winding). To optimize the design, nD should be chosen in such a way that the energy processed by the delayed output is minimized. This can be done using the following expression:
where Vg min is the minimum input voltage with which the converter should operate and C max the maximum conduction angle, which corresponds to the operation at V g min and full load . Then, L D is obtained from (1) and n D is obtained from (3) . Concerning L 1 , this inductor is only for filtering purposes and, hence, no specific design expressions should be used. As a simple rule, L1 can be designed to be about three times LD. Table I shows the main parameters to meet the regulations with this converter in a power range from 100 to 600 W. As can be seen, the inductor sizes are very small and, hence, the size increase of the power supply due to the PFC system is also small. Concerning the output stage, there are not many options to use SDSR, because, to minimize conduction losses, the voltage waveform across the transformer should have no dead times and very fast transition times. Then, the best choices, which are the flyback, the forward with active clamp, and the half-bridge converter with complementary control (HBCC) can be used. However, the flyback is not a very efficient converter (especially for medium-power levels) and the forward with active clamp has a relatively complex control circuit and cannot be used for high-power applications. Thus, the HBCC is a very interesting option with which to use SDSR [6] and obtain high efficiencies with a low output voltage. As can be seen in Fig. 1(c) , the voltage across the transformer has no dead times and, hence, the synchronous rectifiers can be driven in a very effective way (the body diode is never on). The main drawback of this converter is that it has a double pole-zero on its transfer function and is quite difficult to control. To overcome this problem, a voltage feedforward technique should be used [7] , and even in that case, if the input voltage range is wide, the solution is not totally effective. However, if the input voltage range is narrow, the HBCC is a very interesting converter.
III. EXPERIMENTAL RESULTS
A prototype of the converter shown in Fig. 1(c) The efficiency of the converter operating as a conventional ac-to-dc converter (without the AICS) is shown in Fig. 2(a) and the efficiency of the converter with the AICS is shown in Fig. 2(b) . In the latter case, efficiency is typically 3-6 points lower than the efficiency of the conventional ac-to-dc converter. At nominal input voltage (220 Vrms) and maximum output power (100 W), efficiency is 87%. As can be seen, the efficiency penalty is quite low because the AICS only processes twice a small percentage of the total energy. Taking into account the input and the output specifications, the efficiency obtained is very high. The input current waveform for nominal input voltage and maximum output power is shown in Fig. 3(a) whereas the harmonic content and the maximum permissible harmonic current is given in Fig. 3(b) . All line current harmonics are below the EN61000-3-2 Class D requirement so the converter meets the regulations.
IV. CONCLUSION
The AICS is implemented on an HBCC converter in an attempt to combine the excellent features of the HBCC for low output voltage conversion with the low efficiency penalty that the AICS adds. Even though the voltage across the bulk capacitor increases slightly, as well as the main switches voltage stress, a good tradeoff between efficiency, cost and harmonic content can be established to obtain an efficient ac-to-dc, converter, with low output voltage and complying with EN61000-3-2 standards at a very low cost . It should be noted that only two extra high-frequency inductors and four high-frequency diodes have to be added and no special PFC control circuit is required. In fact, no additional control circuitry is needed at all.
